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ABSTRACT 
In many wireless communication systems, high speed (""?..75 MS/s) and high resolution 
(""?..12 bits) AID converters with low distortion and high dynamic range (e.g., SFDR""?..75-90 
dB) are usually required. Time Interleaving is a technique that can be used to increase the 
sampling rate of AID converter. However, mismatches in the parallel AID converter limit the 
performance of Time Interleaved architectures because of channel parameter mismatches 
(e.g., gain, offset, etc.) and channel sampling timing errors. These non-ideal effects introduce 
unwanted tones and noise, and hence, reduce the Spurious Free Dynamic Rage (SFDR) as 
well as the Signal-to-Noise Ratio (SNR). 
In this thesis, an adaptive technique is proposed to minimize such effects. It is based 
on the Least Mean Square (LMS) algorithm, which updates the control voltage in a way 
correcting the clock skew errors. A significant improvement in SFDR was achieved with 
great reduction in the digital hardware complexity but at the expense of slight increase in 
analog circuit complexity. In some cases, these AID converters are used for sub-sampling 
operations such that the input frequency can be much higher than the Nyquist frequency. The 
most significant advantage for the proposed technique is that the improvement on SFDR was 
also obtained for sub-sampling operations. Theoretical analysis, as well as simulation results, 
show that the calibration technique can greatly attenuate the unwanted tones, and the SFDR 
can be significantly improved over 50 - 85 dB. Finally, the proposed technique also worked 
well for any input signal with zero mean, along with the superimposed periodic signals. 
1. INTRODUCTION 
High-speed ('275 MS/s) and high-resolution ('212 bits) data converters with low 
distortion and high dynamic range (e.g., SFDR '2 75-90 dB) are often in great demand for 
current wireless communication systems. To achieve such high sampling rates of AID 
converters, without introducing a new process technology, time-interleaved AID converter 
architecture had been proposed [1]. In this architecture, high-speed operation is achieved by 
converting different analog input samples in parallel using a number of identical AID 
converters. As a result, the sampling rate for the individual AID converters can be greatly 
relaxed. However, this type of AID converters suffers from channel parameter mismatches 
(e.g., gain, offset, etc.) and channel sampling timing errors [l]. These mismatches, 
specifically the timing errors, in Time-Interleaved AID converter often generate undesirable 
spurs and hence, degrade the spurious free dynamic range (SFDR) of the AID converter. 
Different techniques have been proposed for reducing the effects of channel parameter 
mismatches. However, at high signal frequencies, the most significant error is due to channel 
sampling timing errors. To reduce these errors, two techniques have been introduced 
recently. The advantage of these techniques is that they do not require a high-speed ( often 
difficult to design) front-end sample-and-hold (S/H) circuit for the AID converter. In [2], a 
passive sampling technique based on switched-capacitor techniques was proposed. Due to the 
parasitic capacitance in the circuit, the improvement on SFDR will be limited in the range of 
10-20 dB for input frequency below the Nyquist frequency. In [3], the timing errors are 
reduced based on digital interpolation of the AID converter output data. Theoretically, the 
improvement on SFDR is only depended on the digital hardware complexity, without major 
change in the analog circuits. However, the improvement on SFDR is also limited to input 
signal frequency below the Nyquist frequency. Therefore, it is not suitable for sub-sampling 
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operations. In this thesis work, an adaptive technique is proposed. When compared to the 
technique proposed in [3], the improvement on SFDR is comparable but the digital hardware 
complexity is greatly reduced at the expense of slightly increase in analog circuit complexity. 
Nevertheless, the most significant advantage for the proposed technique is that the 
improvement on SFDR can also be obtained for sub-sampling operations. 
1. 1 Organization 
This thesis is organized in a way to highlight the flow for understanding of the new 
proposed adaptive technique, used for correcting the timing errors in Time-Interleaved AID 
Converters. In accordance to the flow, Chapter 1 of this thesis provides a general introduction 
to AID conversion principles. It starts by an introduction to the concepts involved in data 
conversion and then describes various terms used throughout the thesis. It ends by giving a 
broad overview of the various AID converter architectures. Chapter 2 explains background of 
Time-Interleaved AID converter. It covers the basic errors involved with Time-Interleaved 
AID converter like Channel Offset mismatches, Channel Gain mismatches and Channel 
Timing mismatches. The effect of these errors is explained with the help of FFT output 
spectrum. Chapter 3 explains the new adaptive proposed technique with the modifications 
introduced in the conventional Time-Interleaved AID Converter. This chapter also explains 
the functionality of Timing Error Correction circuit used for measuring the Clock Skew 
Errors. Following this, practical considerations for the proposed technique are explained in 
Chapter 4. Chapter 5 summarizes the simulation results for various input cases. It is followed 




Input amplifiers, output amplifiers, and comparators in practical circuits inherently 
have a built-in offset voltage and offset current. This offset is caused by the finite matching 
of the components. The offset results in non-zero input or output voltage, current or digital 
code although a zero signal is applied to the converter. Trimming or auto zero procedures can 
remove the offset in a system. 
1.2.2 Gain 
As described above, various components in the AID converter have non-ideal gains. It 
introduces a gain error defined to be the difference at the full-scale value between the ideal 
and actual curves when the offset error has been reduced to zero. That is, the points 
corresponding to the first and last transitions in Figure 1.1. 
1.2.3 Non-Linearity Specification 
1.2.3. 1 Integral Non-Linearity (/NL) 
Integral Non-Linearity is the maximum deviation of the actual transition points in an 
AID converter's transfer characteristic from the straight line drawn between the end points 
(first and last code transitions). Another definition for the INL uses the best-fit straight line of 
all the conversion points as the transfer characteristic instead of the line between the two end 
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Figure 1-1 INL and DNL Results 
1.2.3.2 Differential Non-Linearity (DNL) 
Differential Non-Linearity (DNL) error is defined as the difference between two 
adjacent analog signal values compared to the step size (LSB weight) of a converter 
generated by transitions between adjacent pairs of digital code numbers over the full range of 
the converter. The differential nonlinearity is zero if every transition to its neighbors equals 1 
LSB. 
The INL and DNL errors are very significant characteristics of the AID converter. 
They are both measures of linearity. The DNL reflects the resolution of the AID converter 
whereas the INL reflects the accuracy of the AID converter. Thus, these non-linearity 
measures can be used to determine the type of AID converter used for different applications. 
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For example, if we needed a high resolution AID converter for a video application, we could 
use the DNL as a measure of its resolution. 
1.2.4 Signal to Noise Ratio (S/N Ratio) 
Dynamic specifications are specifications used to determine the applicability of the 
AID converter to certain signal processing applications like digital audio or video. SIN ratio 
is one of the most important dynamic specifications of the converter. It depends on the 
resolution of the converter and automatically includes specifications of linearity, distortion, 
sampling time uncertainty, glitches, noise and settling time. It ideally follows the theoretical 
formula [ 4]: 
S / N max= 6.02n + l.76dB (1.1) 
where n stands for the number of bits. The SIN ratio is calculated for sine wave input with 
maximum amplitude. Another requirement is that the ratio between the frequency of the sine 
wave, and the sampling frequency should be irrational. 
1.2.5 Spurious Free Dynamic Range 
An important specification, especially for converters targeted to communication 
applications is the spurious free dynamic range (SFDR). This is a characteristic of the 
frequency domain. SFDR is defined as the ratio in decibels between the magnitude of the 
fundamental component and the magnitude of the largest harmonic or inter-modulation 
product [5]. It is an indication is the dynamic operating range of AID converter. It is usually 
measured by a single tone or two tone test. 
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1.3 AID Converter Architectures 
Since architectures to perform data conversion are numerous, a few important 
schemes to perform AID conversion are described in this section [7]. 
1.3.1 Flash Converters 
Conceptually the simplest and potentially the fastest, flash architectures employ 
parallelism and "distributed" sampling to achieve a high conversion speed. Figure 1.2 is a 
block diagram of an m-bit flash converter. The circuit consists of zm comparators, a resistor 
ladder comprising zm equally spaced voltages, and the comparators compare the input signal 
with these voltages. For example, if the analog input is between ½ and ½+1, comparators A 1 
through Aj produce ones at their output while the rest generate zeros. Consequently, the 
comparator outputs constitute a thermometer code, which is converted to binary by the 
decoder. The main disadvantages of this architecture are that it requires a large chip area and 
it consumes a lot of power. In fact, the chip area increases exponentially with bit resolution 
(because the number of comparators and resistors increase exponentially). 
1.3.2 Two-Step Architecture 
The exponential growth of power, area and input capacitance of flash converters as a 
function of resolution makes them impractical for resolutions above 8 bits, calling for other 
architectures that provide a more relaxed trade-off among these parameters. Two-step 
architectures trade speed for power, area, and input capacitance [4]. 
The two-step method uses a coarse and fine quantization to increase the resolution of 
the converter as shown in Figure 1.3. Consider, for example, an 8-bit system that uses a 4-bit 
coarse quantization. After the coarse quantization has been performed, the 4-bit digital data 
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Figure 1-2 Block diagram of m-bit flash AID Converter 
subtracted from the input signal and the difference is applied to a 4-bit fine converter, which 
generates the fine code. 
In this system an ideal coarse-fine signal level matching is expected. In practical 
applications, however, timing and accuracy limitations can result in conversion problems 
resulting in "missing" codes. To avoid such a problem, the full-scale range of the fine 
converter is increased with respect to the LSB step size of the coarse system. In this way a 
compensation for errors between coarse and fine conversion is obtained. 
In this system only 40 comparators are needed to achieve 8-bit resolution. The ( 4-bit) 
DI A converter in these applications, however, needs to have an 8-bit accuracy and linearity to 
obtain the full 8-bit overall linearity. Furthermore, a sample-and-hold amplifier is needed to 
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dynamic performance of the AID converter is mostly determined by the performance of the 
sample-and-hold amplifier. 
1.3.3 Successive Approximation Architecture 
The successive approximation architecture is the best known and most commonly 
employed AID conversion technique. They are used to achieve relatively high resolution ( 13-
15 bits) at conversion rates of lOOkHz-lMHz. 
The basic architecture of a successive approximation AID converter is shown in Figure 1.4. 
The basic converter consists of a comparator stage, the successive approximation register 
(SAR) and the DIA converter. A sample-and-hold circuit (SIH) is added to convert the 
continuous time input signal into a discrete time signal. At the beginning of the conversion 
the MSB is switched on and the input signal is compared to the output signal of the DI A 
converter. When the input signal is larger than the output of the signal of the DIA converter, 
then the MSB remains on and the next bit is switched on and a comparison will be 
performed. A bit by bit operation is performed in this system to bring the DI A converter 
output signal within 1 LSB to the time discrete input signal. In the lower part of the Figure 
1.4 the conversion procedure as a function of bit weighing is shown. The output value in 
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Figure 1-4 Basic Successive approximation AID Converter 
vref 
comparison operations to convert the input signal into a N-bit digital output value. The 
conversion time equals: 
Tconversion = N X Tsettling • 
The settling time is defined as the time required to settle within ½ LSB of the D/ A 
converter. The linearity and accuracy of this system depends on the DI A converter. 
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1.3.4 Pipeline Converters 
Integral linearity of data converters usually depends on the matching and linearity of 
integrated resistors, capacitors, or current sources and is typically limited to approximately 
10 bits with no calibration. For higher resolutions means must be sought that can reliably 
correct nonlinearity errors. This is often accomplished by either improving the effective 
matching of individual devices or correcting the overall transfer characteristics. 
The concept of pipelining often used in digital circuits, can also be applied in the analog 
domain to achieve higher speed where several operations must be performed serially. Each 
stage of a pipelined converter consists of a sample-and-hold circuit (S/H), a coarse flash AID 
converters and D/ A converters. The sample-and-hold circuit samples the input signal and 
holds it for some time while the conversion is being performed. After the AID converter 
output settles, a voltage determined by the AID converter output code is subtracted ( or 
added) from the sampled signal and the residue is calculated. The sample-and-hold circuit of 
the next stage then samples this residue. Therefore the first stage operates on the most recent 
sample while the second stage operates on the residue of the previous stage and so on. 
Figure 1.5 shows a general pipeline system. Here, each stage carries out an operation 
on a sample, provides the output for the following sampler, and, once that sampler has 
acquired the data, begins the same operation on the next sample. Thus at any given time, all 
the stages are processing different samples concurrently, and hence the throughput rate 
depends on the speed of each stage and the acquisition time of the next sampler. In sharp 
contrast to the flash AID converter, pipeline AID converters only require linear growth in 
hardware for increasing resolution. Adding another stage to the pipeline will increase 
resolution by at least 1-bit, depending on the resolution of the stage. 
While the concurrent operation of pipelined converters makes them attractive for high 
speeds, their linear processing of the analog input relies heavily on operational amplifiers, 
which are relatively slow building blocks in analog design. The maximum allowable gain 
error and nonlinearity of the sample-and-hold circuit in each stage is commensurate with the 
number of bits resolved afterward and must be maintained well below 1 LSB in the first few 




















op amp designs with such gains and large output swings suffer from slew rate and phase 
margin degradation. 
The number of bits resolved in each stage and hence the number of stages of a 
pipelined AID converter depends on various considerations such as overall resolution, speed, 
and technology. Practical implementations vary from cascaded flash stages to 1-bit-per-stage 
topologies, each of which has its own merits and drawbacks. 
1.3.5 Sigma-Delta AID Converters 
In Figure 1.6 a general form of sigma-delta AID converter system is shown. The 
system uses a multi-bit quantizer (analog-to-digital converter) to reconstruct the analog 
signal. When multi-bit DIA converters are used to reconstruct the analog signal, then the DIA 
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system is encountered. To overcome this accuracy problem a 1-bit system is used. In a 1-bit 
DI A converter the linearity is determined by the accuracy of the switching between the 
reference signals. 
If a high switching accuracy can be guaranteed, then a very linear system is obtained. 
From the input signal the output signal of the 1-bit DI A converter is subtracted. The 
difference of these two signals is filtered by the loop filter, and the output signal of the look 
filter is applied to the 1-bit quantizer or AID converter. The clock frequency of the system is 
high compared to the maximum analog input frequency while the order of the loop filter 
determines the dynamic range of the system. The output of the 1-bit AID converter is usually 
applied to a digital low-pass filter, which rejects signals above the signal band of interest. 
Then sub-sampling or decimation is applied to obtain a multi-bit output code. The whole 
operation results in a binary-weighted digital output signal that can have a minimum 
sampling ratio equal to the twice the signal bandwidth. 
____ K(z) 1-bit 
AID 










1.3.6 Time Interleaved AID Converter Architecture 
In many communication systems, high speed and high-resolution AID converters with 
low distortion and high dynamic range are usually required. Time Interleaved AID converter 
architecture is the popular architecture for improving the sampling rate of AID converters. 
Since the architecture targeted in this work is time interleaved one, it is explained in more 
details in the next chapter. 
1.3.7 Other Architectures 
In addition to these architectures, there are a number of architectures to perform data 
conversion. These include folding and interpolating AID converters, single-slope, dual-slope 
type AID converters, algorithmic AID converters and more. A description of the various 
kinds of AID architectures can be found in [5] and [6]. Table 1. 1 summarizes the advantages 
and disadvantages of the architectures discussed. 
Table 1-1 Various AID Converter Architectures 
ARCHITECTURE RESOLUTION AREA POWER SPEED 
Flash High High High High 
Two-step High Average Average Average 
Successive Approximation High Average Average Average 
Pipeline High Average Average High 
Sigma-Delta Low Low Low Low 
14 
1.4 Conclusion 
This chapter consisted of a brief review of AID converters in general. An introduction 
to various AID converter architectures was given and advantages and limitations of different 
architectures were presented. The next chapter will delve more deeply into Time-Interleaved 
architecture and errors, which occur in that architecture. It will look into the topic of Timing 
error correction circuit design. 
15 
2.BACKGROUND 
2. 1 Time-Interleaved AID Converter 
Parallelism can be used to increase the sampling rate of monolithic AID converters 
without introducing new process technologies. To achieve such an increase in the sampling 
rate, multiple AID converters can be put in an array with each converter sampling with a 
different phase. Time-Interleaved AID Converter belongs to such an architecture type. 
Figure 2.1 shows the system architecture of an M-channel time-interleaved AID 
converter. It consists of M different converters in parallel, each converter (channel) operating 
at a sampling rate of Fs/M to achieve an overall sampling rate of Fs. The Sample-and-Hold 
circuits sample the input analog signal according to the sequential clocks <f>o, <f>1, ... <f>M-l and 
send the samples to different AID converters. The samples are the converted into digital 
signals independently in each of the channels. Each AID converter can be realized based on 
different techniques such as algorithmic, pipelined, successive approximation etc. 
The output of the time-interleaved AID Converter consists of quantization error and 
other additional errors due to mismatches between the individual channels. If the individual 
AID converters in a time-interleaved array are matched, it does not decrease the signal-to-
noise ratio compared to that of a single AID converter. However, if the channels are not 
matched, a decrease in SNR occurs. Three important sources of mismatch in time-interleaved 
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Figure 2-1 Time-Interleaved AID Converter Architecture Along with Clock Waveforms 
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2.2 Signal-to-Noise Ratio 
In the following derivation, let us consider the input signal to be a sinusoidal signal. 
Hence the signal power is given by 
E = (VP2_P J 
pS 8 (2.1) 
The average error power for an M-channel Time-interleaved AID Converter is given 
by 
where X; is the sampled value of x. The expressions for x and X; are given as follows: 
x =A· sin(mt) and x,. =A· sin(m(t + t,. -tmin )) , 
(2.2) 
where X; is the sampled value of x near t, t; is the absolute delay in the ith S/H circuit, and tmin 
is a minimizing sampling delay for the overall AID converter. The error power is then given 
by 
A2 M 
EpN =-L(l-cos(m(t; -tmin))) 
M1 
(2.3) 
where tmin is defined to be the value which minimizes E pN • And the value of error 
minimizing delay tmin is obtained by differentiating the equation (2.3) and equating to zero. 
The equation (2.3) can be expanded as 
E =£ f(m 2 (t; -tmin)2 
pN M i=l 2! 
m4(t. -t . )4 J 
1 mm + ... 
4! 
(2.4) 
This equation can be approximated for the small values of clock skew errors with variance 
at2 , to be 
Hence SNR is given by 





2.3 Channel Offset Mismatch [7] 
Offset mismatches between channels introduce regular pattern noise. Due to device 
mismatch, unique non-zero offsets occur in each channel. It causes additive tones at integer 
multiples of the channel sampling rate Fs/M. For a zero input, a regular pattern of codes 
appears at the output of the array. The pattern can be expressed as a periodic sequence of 
impulses weighted by the channel offset sequence: 
{. .. oo, 01, 02, ... , OM -1, oo, 01, 02, •.. , OM - 1, ... }. 
We can express this sequence of impulses weighted by the channel offsets - in the 
continuous time domain mathematically as: 
where 
M-1 oo 
Y(t) = LOk L8(t-kT-nMT). 
k=O n=-oo 
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Spectrally, (2.2) appears as a collection of tones with amplitudes proportional to the 
channel mismatches and centered on integer multiples of the channel sampling rate Fs/M. 
Equation (2.3) gives the exact amplitude and phase of the spectral components. Figure 2.2 
shows an example of an offset sequence and the corresponding spectrum of four time-
interleaved AID converters with offsets oO, ol, o2 and o3. Without mismatches, the spectrum 
on the right in Figure 2.2 will consists only of the DC component, 0 0. The tones caused by 
offset mismatches are independent of the input signal, appear in the baseband and increase 
the noise floor, hence reduce the SNR of the AID converter array. 
2.4 Channel Gain Mismatch [7] 
Another major error source in the time-interleaved AID converter is gain mismatch 
among the channels caused due to device mismatches, voltage errors and mismatches in 
integral nonlinearity. Channel gain mismatches result in amplitude modulation of the input 
samples, causing scaled copies of the input spectrum to appear centered around integer 
multiples of the channel sampling rate Fs/M. Suppose the sequence of channel gains (gk) can 
be written as: 
{ ... , go, g1, g2, ... , gM - I, go, g1, g2, ... , gM - I, ... } 
where gk is the gain of the kth channel. The sequence of gains can be written in 
continuous-time form as a weighted sequence of impulses. The result can be expressed 
mathematically as: 
M-1 oo 
g(t) = Lgk I>>(t -kT- nMT). (2.4) 
k=O n=-oo 
The equation representing the Fourier transform of the AID converter output with 
gain mismatches can be shown to be [9]: 
Y(jm) = _!_ f Gn!N[j(OJ- 2mz)J 
T n=-00 MT 
(2.5) 
where G0 are the discrete Fourier transform (DFT) coefficients of the periodic gain 
sequence and are given by: 
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As shown in Figure 2.3, (2.5) produces extra copies of the input spectrum centered 
around integer multiples of the AID converter channel sampling rate. The spectrum is given 
by (2.5) appears as the input signal, IN(t), amplitude-modulated by the periodic sequence of 
channel gains. The relative amplitudes of these spectra, given by (2.6), are real, even and 
proportional to the gain mismatches between the channels. Without mismatches, only the 
component G0 is present in the spectrum. The added spectra due to channel mismatches 
effectively increase the noise floor and therefore decrease the SNR of the AID converter. 
2.5 Channel Timing Mismatches [7] 
The last significant error source in time-interleaved AID converter that will be 
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Figure 2-3 Gain Mismatches Input spectrum and Output Spectrum, M = 4 
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generates the sampling clocks for individual channels, due to mismatch and noise, it 
introduces timing errors at the sampling instants of each channel. These timing errors result 
in phase modulation of the input samples, which also causes scaled copies of the input 
spectrum to appear centered at the same frequencies as the spurious components due to gain 
mismatches. These timing errors are the main focus of this thesis work. Due to clock-edge 
effects and different propagation delays, periodic errors in sampling instants occur. The 
effect of this error is to phase-modulate the input samples by the sequence of timing 
mismatches. The input signal is ideally sampled by the array every T seconds apart. A 
sequence of timing instances, with period MT, can be written as: 
t .. M 0 ,T + 11t1 ,2T +M2 , ••• ,(M -lJI' + '1t<M-t),MT + M 0 ,(M + l)T + 11t1 , ••• } 
The corresponding sequence of sampling-time errors is: 
t .. !1to,M1 ,M2,···,M(M-t) ,Mo,M1 ,M2,···,M(M-t)···} 
To analyze this error, we can model the timing mismatch as a systematic phase delay 
in the sampling of the input IN(t). The input with systematic phase delays is then sampled by 
our ideal AID converter model operating at l:__ . We then sum the results over the M parallel 
M 
channels to get the following expression [7]: 
Y(jm) =; L@.(m)IN[j( m-:; )] (2.7) 
where 0n( OJ) contains the effect of the phase delay and is given by the following expression: 
0n(OJ) =-L el 0)-MT e -J MT nk • 1 M-1[ ·( 21l7!) ·(2")] 
M k=O 
(2.8) 
Note that (2.7) is written in the same format as the gain mismatch spectrum formula 
(2.5) with G0 replaced by 0n(OJ). Therefore the added spectra cause by timing mismatches 
appear at the same locations as those of the gain mismatch error. That is, scaled copies of the 
input spectrum appear centered around integer multiples of the channel sampling rate. 
However, the coefficients in (2.8) differ from the gain mismatch coefficients given by (2.6) 
in that they are a function of the input signal frequency, OJ. Since the magnitude of the error 
is a function of input frequency, the spectrum given by (2.7) is complex. For the case of 
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small timing mismatches and a sinusoidal input with frequency co0 , (2.7) looks like (2.5) 
with a frequency-dependent gain. In this special case, the first exponential in 0n(co) can be 
replaced by an equivalent channel gain that is approximately: 
(2.9) 
The gain error in (2.9) is proportional to the product of the timing mismatch and the 
input signal frequency. In the output spectrum, copies of the input sinusoid with height 
proportional to the sample-time mismatches appear centered around integer multiples of the 
channel sampling rate. Figure 2.4 shows example input and output spectra for a real sinusoid 
input with frequency co0 applied to four time-interleaved AID converter channels with timing 
mismatch errors. Ideally, only the terms labeled 0 0 should be present. The timing mismatch 
errors create scaled copies of the input signal spectra at integer multiples of the channel 
sampling rate, which lie in the baseband. These undesired tones in the output spectrum 
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Figure 2-4 Input and Output spectrum of Time-Interleaved AID Converter with Timing 
Mismatches 
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2.6 Signal-to-Noise and Distortion Ratio For Channel Mismatches 
The distortion caused by channel offsets is not signal dependent and will appear at 
fs -·m M ' m=l,2, ... ,M-1 (2.10) 
If the offsets are assumed to be normally distributed random variables with zero mean 




where A is the amplitude of the sinusoidal input signal. 
The distortion tones due to channel gain mismatches will appear at 
-F. +m· fs 
Jm M' m = l, 2, ... , M-1 (2.12) 
where hn is the input signal frequency. If the gain in channel m is assumed to be a normally 
distributed random variable with mean g and variance a;, the SNDR is given by 
SNDR = 20-log( :, J-10-log(l-~ J (2.13) 
The second term depends on the number of channels, M. But it changes the SNDR only by 3 
dB when Mis varied from 2 to infinity. That means the number of channels does not make 
much effect on the total SND R. 
The distortion tones due to channel's timing mismatches will appear at 
-r. +m· fr 
Jm M' m= 1,2, ... ,M-1 (2.14) 
where hn is the input signal frequency. If the clock skew is assumed to be normally 
distributed random variable with zero mean and variance at2 , the SNDR is given by 





In reality there are two types of timing errors: 
(1) Clock skew: Mi, this is the deterministic timing error due to transistor 
mismatches, asymmetric layout of the multiphase clock generator and the 
deterministic components on the power supply noise. 
(2) Random Jitter: &i, random timing error due to device noise and random noise 
coupling from the power supply and the substrate. 
These two errors are illustrated in Figure 2.5. Here the first channel (Ch 0) is used as 
the reference and all the timing errors for other channels are obtained by comparing to the 
first channel. The ith channel will have a total timing error of (Mi+ ot; ), which will cause the 
sampled value x; with an error of (At;+ ox;). The random error oxi tends to increase the noise 
floor of the output spectrum and results in reducing SNR. But the clock skew error 
Ax; creates the unwanted tones on the output spectrum. Hence, it degrades the SFDR [1]. For 
many communication applications, the SFDR of the AID converter is of the main concern. 
Hence the proposed technique will be concentrated only on the clock skew effects as 
discussed in the next section. 
In the available literature, two approaches are introduced to minimize the timing error 
effects. One way is to design a very low clock skew and low jitter multi-phase clock 
generator using a delay locked loop. But the design of such low clock skews between 
different clock phases is a difficult task. Another way is adding front-end S/H circuit. Since 
this S/H uses only one single clock to sample the input signal, it does not have the clock 
skew problem. Though clock skew is avoided, the random jitter still exists. The difficulty of 
this method is in the design of a high-accuracy S/H circuit operating at the full sampling rate 
of Fs that can drive all the following S/H circuits and settle to the desired accuracy within 



















Figure 2-5 Illustration of the effect of clock skew and random jitter 
2.7 Recently Introduced Correction Techniques [3][4] 
Recently two techniques have been introduced to minimize the timing errors 
explained above. In [4], a digital-background calibration technique based on interpolation 
was proposed to alleviate the channel timing-error effects, specifically the timing clock-skew 
effects. It uses an iteration algorithm based on Neville's method. Since it is a linear 
interpolation method, no extra unwanted tones such as inter-modulation products will be 
generated. Here the calibration process is done after the conversion of each channel, hence it 
is done in the digital domain. The advantage of this technique is that, all the calibration 
processes are carried out in the background using digital circuits, and hence require only 
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slight modification on the analog part of the ADC. Though the improvement in SFDR is 
comparable to our proposed technique, it is not suitable for the sub-sampling operations. 
Usually in case of front-end track-and-hold circuit, a high-gain operational amplifier 
driving a large capacitive load at a very high frequency is required. In [3], a global passive 
sampling technique based on switched-capacitor techniques, avoiding the large power 
consumption of the Opamp, was proposed. The clock skew problem arises when M different 
clock phases are used. A very small difference in delay between the clock phases generates 
large distortion for high signal frequencies. But in [3] a single clock phase is used to define 
the sampling instant in a passive sampling circuit. The proposed sampling circuit is 
controlled by a global clock phase ¢ and it defines the sampling instant. When the clock 
phases ¢ and ¢ i are both high, the input is tracked by the fh channel. When the clock phase 
¢ goes low, the analog value is sampled by the sampling capacitor. The clock phases ¢ i 
always go low after clock phase ¢ goes low. Even if there are large clock skews between 
successive clock phases ¢ i, they do not have any influence on the sampling instant and 
therefore the problem with the clock skew is eliminated. However, due to parasitic 
capacitors, the charge stored on the sampling capacitor still changes when the analog input 
changes also when the clock phase ¢ is low. With the mathematical analysis given in [3], it 
can be shown that SNDR with clock skews being independent random variables with normal 
distribution and variance a} is given as follows. 
SNDR = 20·log( 1 )-10,log(l--1 J-20·log(a) 
at ·21ifin M 
(2.10) 
where fin is the input signal frequency and a is factor involving parasitic capacitor values. 
Equation (2.10) shows that with parasitic capacitors, the effect of phase skew errors is not 
completely removed but it reduces by a factor of Ila compared to time-interleaved AID 
converters using an ordinary sampling technique. In this technique, the improvement on 




This chapter explained the basic architecture of a Time-Interleaved AID Converter. In 
Time-Interleaved AID Converter, the overall sampling rate of a converter is improved by 
connecting M number of channels in parallel. But this introduces the errors like Channel 
Offset Mismatches, Channel Gain Mismatches, and Channel Timing Mismatches. The 
detailed mathematical analysis was explained in this chapter. It also covers the recently 
introduced correction techniques for minimizing the clock skew errors. The next chapter 
explains the adaptive technique for especially improving the Timing Mismatches between 
various channels. 
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3. PROPOSED TECHNIQUE 
3. 1 Modifications Introduced 
The proposed technique is illustrated in Figure 3 .1. The new architecture consists of 
some modifications to the conventional Time Interleaved AID converter architecture (Figure 
2.1). The modifications are: 
3.1.1 Addition of a Voltage Controlled Delay Stage: 
The sampling instant for the S/H in channel i is determined by the falling edge of the 
clock signal <l>i. Due to the clock skew errors, this clock edge might be displaced in time 
causing phase errors in the sampled channel input. And thus leading to reduction in SFDR of 
the AID converter. These errors can be minimized if the clock edge for each of the sample 
and hold circuits is controlled accurately. Such a control is implemented through the 
proposed delay stage. Each of the delay stages take input clock waveforms from the shift 
register and shifts the clock edge with a finite delay. The finite delay can be either positive or 
negative depending upon the initial clock skew error present in that channel. This finite delay 
is adjusted through the control voltage fed to each of the Delay stages. The control voltage is 
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Figure 3-1 Time-Interleaved Architecture with the proposed adaptive technique 
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3.1.2 Addition of Timing error correction circuit: 
The output of each AID converter is given to the Timing Error Correction (TEC) 
circuit. This circuit does clock skew measurement and generates appropriate control voltage 




- - - - - - - -! - - - - - - - - -
Sine 
Figure 3-2 Different kinds of Vr that can be used for the clock skew measurement 
3.1.3 Addition of a Ramp Signal: 
In order to measure the clock skew error, a ramp signal R(t) is added to the input 
signal. The ramp signal transforms the clock skew error in time domain into a constant DC 
offset in the input signal. This offset is then used by TEC circuit, which determines the clock 
skew error. If the clock skew is within ± 0.25Ts, the ramp signal can also be replaced with a 
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triangular wave or a sine wave with a frequency of _!_ or (Fs) as shown in Figure 3.2. These 
Ts 
waves can be generated at high frequency through the use of the main AID converter clock 
that has the same sampling frequency. When sine wave is used, E[B;] should be corrected by 
the inverse sine function before giving to LMS loop. 
3.1.4 Output 
TEC also gives the corrected digital output to the digital multiplexer (MUX). The 
MUX is used to multiplex the output of each individual converter, which provides a full data 
rate of Fs samples/sec. 
3.2 Measurement of Clock Skew Errors 
To correct the clock skew errors, each TEC will first measure the clock skew in the 
corresponding channel. This is achieved by adding a ramp wave R(t) to the input signal IN(t) 
as illustrated in Figure 3.1 and Figure 3.2. The addition of R(t) and IN(t) can be easily 
obtained by a slight modification on each S/H as illustrated in Figure 3.3. For conventional 
S/H, nodes A and B are usually connected to the common-mode voltage. Instead, they are 
connected to the ramp input such that the addition of Vin and Vr can be obtained. As a result, 
there are no major changes on the analog parts of the AID Converter. Notice that the overall 
noise floor of the AID Converter will increase slightly due to the random jitter associated 
with the ramp (triangular or sine) input. However, the SFDR will not be degraded as long as 
the connection switches between the ramp input and the individual S!Hs are short and 
identical by laying out all the switches S1s (Figure 3.3) of different S/Hs at one place. Notice 
that mismatches between S 1 s will not affect the overall SFDR since any clock skews due to 
this mismatch will be measured by the clock skew measurement and the output values will be 

















Figure 3-3 Sample-and -Hold/ Adder in each channel used in the proposed clock skew 
measurement scheme 
Let us assume the input to be sinusoidal wave. 
IN(t) = Asin(mt) (3.1) 
For Ch-0, the AID converter's output is given by 
Bo= [Asin(m(nT +~to))+ S~to]* [•] (3.2) 
The [•] factor represents the quantization operation inherent in AID converter. The 
clock skew errors are referred to the amount of the mismatches between M channels. Here 
Ch-0 is taken as a reference, and hence all other channel's clock skew errors are referred with 
respect to Ch-0. So the Ch-O's clock skew error is assumed to be zero. 
:. ~to= 0. 
And hence 
Bo= [Asin(m(nT))]* [•] (3.3) 
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where n = 0,1, ... , oo. 
Similarly for Chl, the AID converter's output is given by 
B1 = [ Asin(co(nT +: + M1)) + SAt1] (3.4) 
The S/1.!i term represents the DC offset introduced by the ramp signal. Thus 
generalizing for the Mth channel, the output of that AID converter is then given by 
BM-1 =[ Asin(co(nT+(M -1) ! +AtM-1))+SMM-1] (3.5) 
If each ADC is assumed to have zero offset error and the input signal is assumed to 
be random with zero DC value, then the DC output value of the i-th S/H will be equal to 
IN ( t )+S · 11.ti 
where Sis the slope of the ramp wave R(t). 
The average value of each Bi, E[Bi], is given by 
lim 1 N 
E[Bi] = -LBi(n) 
Let us assume that 
B· 1 
N ~ 00 N n=O 
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Figure 3-4 Block diagram of Averaging Circuit using in Timing Error Correction Circuit 
34 
In general this is true for any random input with zero mean. After averaging, the S/H 
will have a DC value, which will also appear at the output of ith AID converter, Bi. And hence 
can be estimated in the TEC. The averaging is done by a simple digital low pass filter, which 
is realized using a simple accumulator as shown in Figure 3.4. The output of the low pass 
filter is the expected (DC) value of Bi, E[Bi], which is proportional to the corresponding 
clock skew error ~ti times S. 
(3.8) 
The estimated clock skew errors are available in every NT seconds where Tis equal 
to M/Fs. Since a DC value is added to the output of each channel due to this clock skew 
measurement, the corrected digital output should be subtracted from E[Bi] as indicated in 
Figure 3.5. Notice that this subtraction leads to a high pass response for the AID converter. 
Therefore, the input signal to the AID converter should be higher than the bandwidth of the 
low pass filter to avoid any attenuation. 
B· I 
z-1 
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In practice, the reference channel (Ch-0) may not have the falling edge aligned with 
the ramp wave right at the zero crossing. Hence, all the E[Bi]'s should be subtracted from 
E[B0] to obtain the clock skew errors relative to Ch-0. Further more, to obtain a good clock 
skew estimation and to allow input signals with very low frequencies, a large N should be 
used in the low pass filter. 
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Based on the estimated clock skew errors, the ith TEC tries to correct the clock skew 
error for channel i by adjusting the control voltage Ci of a delay stage Di. To illustrate this, 
each delay stage is first modeled using the following equation. 
(3.9) 
where toi accounts for difference in delay for the delay stage i relative to the delay 
stage 0, and for all the other clock skew errors relative to Ch-0 including errors generated 
from the multiphase clock generator. Ki is the gain factor relating the input control voltage 
and the variations in delay Di. It can be observed that (3.9) tries to model the delay difference 
between ith channel and Ch-0 but not the absolute delay value of Ch-i. Therefore, when the 
clock skew errors are corrected, ~t/s should approach zero. To achieve this, TEC in Ch-i will 
estimate the control voltage Ci using the update formula that is derived from the LMS 
algorithm. In general, toi, Ki and Ci are different for each AID converter. 
3.3 The LMS Algorithm - Timing Error Correction 
An adaptive system is one whose transfer function is adjustable in such a way that its 
behavior or performance improves through contact with its environment. The least mean 
square (LMS) algorithm is an iterative approach to alter the properties of a system in such a 
way that its performance improves. The LMS update algorithm is simpler to implement than 
other algorithms, such as Newton's method or the method of steepest descent. The key 
advantage of the LMS adaptation algorithm is its simplified estimation of the coefficient 
gradient required for adaptation [9]. The LMS algorithm makes adjustments to a system in an 
attempt to minimize the average power of the error between the system output and the 
desired output. 
As we know 
Now, since Di= ~ti, 
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. D· _ E[Bi] .. ,---. s 
We want to minimize Di in a mean square sense, min {E[D/ ]} by adjusting the 
control voltage Ci. Then the update formula becomes 
2 
C.( ') = C.(. -1)- 8E[Di ] 
' 1 ' 1 µac where j = 0,1, ... , oo (3.10) 
But, 
8E[Di 2 ] 8Di 2 a 
-- ~ - = 2D;-(to; + K;C) = 2DKi ac ac ac 
:. C; (j) = C; (j -1) - 2µDKi = Ci (j -1) - 2µMK; 
where j is the index for the updating interval. Each updating interval is equal to NT. 
Since ~ti atj is approximately equal to E[Bi](j)/S, the updating formula can be rewritten as 
C. (J') = C. (J. - I)- 2µK · E[Bd(j) 
l l s (3.11) 
Since the exact value of Ki depends on the actual delay stage and is usually not 
known, Ki is replaced with a nominal value, K, in the above equation. By grouping 2µK/S 
into one term, the above equation can be realized in the TEC as shown in Figure 3.6. 
B· I 
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Figure 3-6 Block diagram of Timing Error Correction Circuit 
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3.4 Conclusion 
In this chapter the adaptive technique for improving the SFDR of the output spectrum 
for a Time-Interleaved AID Converter was explained. This chapter covered various 
modifications done to the conventional architecture along with the detailed explanation of the 
Timing Error Correction Circuit. The selection of various constants for Adaptive Technique 
algorithm is the topic of next chapter. 
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4. PRACTICAL CONSIDERATION 
In practice, each control voltage CiG) is obtained through a DI A converter after CiG) 
is calculated in the digital domain according to (4.2). Fortunately, the DIA converters are 
updated at a slow rate, and the linearity requirement is quite relaxed. Simple DI A converters 
can be used. In addition, if a minimal number of DIA converters is required, (4.2) can be 
implemented in analog domain using a switched-capacitor (SC) integrator, and only a single 
DIA converter is needed for multiplexing all the E[Bi]'s to different SC integrators. It can be 
seen that the hardware requirements for this technique can be quite low. 
4.1 Derivation of Clock Skew Error after 'n' iterations 
Based on the following equations, 
fY. ==ta +KC l l l l 
and 
the clock skew error on channel i after n iterations can be derived as follows: 
and 
D(O) = ~t(O) + KC(O) 
Q C(O) = 0, 
:. D(O) = 0 
D(l) = M(O) + KC(l) 




:. D(l) = ~t(O)(l- 2µK 2 ) 
D(2) = ~t(O) + KC(2) 
:. D(2) = M(O)(I-2µK 2 ) 2 
Hence by Mathematical Induction, 
(4.3) 
for K=Ki, Where M;(O) is the initial value of the intrinsic delay, and n is the number of 
iterations required to minimize the timing error. In ideal situation, the intrinsic delay should 
be equal to zero. The LMS algorithm tries to converge M;(O) to zero with the geometric ratio 
of (1- 2µK 2 ). To guarantee convergence, (1- 2µK 2 ) must be within ±1 and therefore, the 







Since K is only a nominal value and S may not be controlled accurately, µ should be 
chosen to be less than 1/K2 to ensure stability. To reduce the possibility of overdamped or 
underdamped learning curve, the geometric ratio is designed to be }z. Hence 
:. (1-2µK 2 )= 0.7071 (4.6) 
Furthermore, if the clock skew is within ±0.25/Fs, the ramp signal can also be 
replaced with a triangular wave or a sine wave. The ramp / triangular / sine waves are of 
frequency, Fs. Those can be generated at such a high frequency through the use of the main 
AID converter clock that has the same frequency. It is also clear that the slope of the ramp, 
the triangular wave or the sine wave does not need to be precise. 
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4.2 Clock Skew Measurement 
The clock skew can be measured by introducing the calibration cycles either before or 
during normal operation. Calibration before normal operation can be carried out using the 
following procedure. Assume that the individual channel is an ideal AID converter. During 
the calibration cycle, a pre-determined linear ramp signal of frequency Fs is fed to the AID 
converter. Ideally, the digital output will be proportional to the sampling instant and the 
corresponding ideal digital output values can be obtained. The ramp signal will contribute 
only DC bias voltage. If clock skew exists, the output values will be different from the ideal 
values. Hence, the clock skews can be measured by comparing the difference between the 
actual output values and their corresponding ideal values. The measured clock skew for 
channel i can be determined as 
Wi 
fili = -------
slope of the ramp ' 
(4.7) 
where tJJi is the difference between the actual output value and the ideal output value 
at the ideal sampling instant ti . 
For the above measurement, the ramp signal should have a slew rate fast enough to 
obtain an accurate clock skew measurement. Assume that the minimum clock skew to be 
measured is skewmin seconds and the ADC has n bits of resolution. To measure the clock 
skew, tJ); has to be greater than 1 LSB. Then, for a given AID Converter full input range, 
V fullscale, the minimum slope of the ramp can be determined as 
. V fullscale 
llllllslope = -----
2n X skeWmin . (4.8) 
Althogh the accuracy of the above clock skew measurement is always affected by random 
jitter ( as explained in Figure 2.5) the random jitter will have zero mean. Therefore, by 
repeating the above clock skew measurement procedure a number of times, the effect of 
random jitter will be averaged out and an accurate measurement of clock skew for each 
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channel can be obtained. By performing this measurement on every channel, the clock skews 
for different channels can be obtained. 
4.3 Spurious Free Dynamic Range Calculation 
To further understand the effectiveness of the proposed technique, theoretical 
expressions for the SFDR are presented in this section. The first step is to analyze the case, 
with only one channel suffered from clock skew. Now let us consider the clock skews that a 
time interleaved AID converter can tolerate. 









where Rs is the sampling ratio, and c is defined as the percentage of clock skew for a 
given sampling period Ts. Assume that the channel that suffers from clock skew samples the 
input at the instant t + !1t where t is the ideal sampling instant for this channel. For a complex 
sinusoid input without the proposed technique, the AID converter output values for the 
instants before and after t can be written as 
... , (t - 2Ts, ej21ifin(t-2Ts)} (t -Ts, ej21ifin(t-Ts)} (t, ej2lifin(t+t':i.t)} (t + Ts, ej21ifin(t+Ts)} 
& + 2Tv,ej21ifin(t+2Ts) } ••• 
and the error due to clock skew, err1, can be expressed as 
(4.9) 
where ej2lifin1 is the ideal output value at t. If a direct Fourier transform is applied to this error, 
it can be expressed as 
ERR l (m) = ;r (g (m - OJin)e jwM - () (m - OJin)) (4.10) 
Since the channel that suffers from clock skew samples the input every MTs seconds, this 
sampling mechanism causes unwanted tones appeared across the spectrum and the result can 
be expressed as 
42 
-LERR1 m-k-1 OCJ ( 21r J 
MTs k=OCJ MTs 
Thus the magnitude of the unwanted tone at k 21r is equal to 
MTs 
Since SFDR is defined as the ratio between the input signal and the highest unwanted tone, it 
can be expressed as 
SFDR ~ 20 log 10 I 2 ~R I ( e J nc s -1) (4.11) 
Figure 4.1 shows the allowable clock skews in each channel for different SFDR 
requirements according to ( 4.11 ). When Rs is less than 2, the AID converter is used for sub-
sampling operations. From ( 4.11 ), c can be found from the system specifications (i.e. the 
Logarithmic Plot of C Vs Rs tor different SFDR requirements 10·1~-----~---------~-~------~--~ 
SFDR=75dB 
(.) 
10·7 c__ _ __, _ _.._--'---'---'---'--'-~------'------'----'----'---'--'--'---'--'----__;---'---'---'-----'-----'--'-~ 
1o"1 
Sampling Ratio Rs 
Figure 4-1 Allowable clock skews for different SFDR requirements for a 4-channel Time-
Interleaved AID Converter 
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required Rs and SFDR). If a maximum clock skews, Cmax=L\tmaxff s, for a given multiphase 
clock generator is estimated, then the dynamic range of the DAC for updating the delay stage 
can be derived as 2cmaxfc approximately. 
4.4 Conclusion 
This chapter highlighted the practical considerations for implementing the proposed 
technique, used for improving the performance of the Time-Interleaved AID Converters. The 
mathematical derivations for clock skew errors were shown along with the SFDR 
calculations. It also covered the clock skew measurement technique. The chapter also 
included a graph showing the allowable clock skews for different SFDR requirements for a 
4-channel Time-Interleaved AID Converter. 
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5. SIMULATION RESULTS 
To demonstrate the proposed method, a 4-channel, 14-bit Time-Interleaved ND 
Converter was simulated using MATLAB. In all the simulations the output spectrum of the 
AID Converter was observed. As an illustration, a simulated output spectrum of a Time-
Interleaved ND Converter with only clock skew effects is shown in Figure 5.1 and Figure 
5.2. The input is a pure sine wave with amplitude slightly less than the full range. Shown in 
Figure 5.1 is the ideal case without timing error. As shown in Figure 5.2, the ND Converter 
that suffers from clock skews has unwanted tones. Both the SFDR and SNR are reduced. 
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Figure 5-1 Simulated output spectrum without clock skew error 
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Figure 5-2 Simulated output spectrum with clock skew error 
5. 1 Simulation Details 
The AID converter output spectrum was observed under variety of input signals. The 
various types of input signals considered are: 
1. Sine wave with different input frequencies, below Nyquist rate 
2. Sine wave with different input frequencies, above Nyquist rate 
3. Random input with zero mean 
4. Linear combination of two sine waves with different frequencies 
5. Non-linear modeling of the delay 
6. Addition of Sine wave instead of Ramp wave 
7. Sign-Sign LMS algorithm simulation 
8. Offset and Gain Error mismatches simulation 
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5.1.1 Sine wave with different input frequencies, below Nyquist rate 
The clock skews between channels are assumed to be in the range of ± 25% of Ts-
Individual channels are assumed to be ideal. In this class of simulations, two types of input 
frequencies were tested: 
(a) Integer fractions of Sampling frequency Fs. 
(b) Non-integer fractions of Sampling frequency Fs. 
The selection of Input frequency decides the number of iterations required, for the 
convergence of clock skew errors. This in tum determines the minimum number of input 
samples required in TEC's averaging circuit (Figure 3.4) per update cycle. 
In case ( a), lesser number of samples per update cycle was sufficient for the 
convergence of clock skew errors. Input frequency of 16 kHz and a Sampling frequency of 
1024 kHz, was selected for this case of integer fraction of the Sampling Frequency. The 
corresponding output spectra are shown in Figure 5.3 and 5.4 In Figure 5.3, a SFDR of 29 dB 
is observed for the AID converter without timing error correction. After the TEC circuits 
converged to have timing errors within the SFDR requirement (-98dB in this case) given by 
(4.11), the spurs are greatly reduced as shown in Figure 5.4. 
In case (b ), the required number of samples per update cycle should be higher to 
assure a better average. Input frequency of 47 kHz and a Sampling frequency of 1024 kHz, 
was selected for this case of non-integer fraction of the Sampling Frequency. The 
corresponding output spectra are shown in Figure 5.5 and Figure 5.6. In Figure 5.5, a SFDR 
of 24 dB is observed for the AID converter without timing error correction. After the TEC 
circuits converged to have timing errors within the SFDR requirement (-92dB in this case), 
the spurs are greatly reduced as shown in Figure 5.6. In general - 70 iterations were required 
to minimize effect of the clock skew errors. 
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SFDR = 29 dB 
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Figure 5-3 Output FFT spectrum without TEC for input frequency = 16 kHz 














Fin= 16 kHz 
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Figure 5-4 Output FFT spectrum with TEC for Input frequency = 16 kHz 
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Fin= 47 kHz SFDR = 24 dB 
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Figure 5-5 Output FFT spectrum without TEC for Input Frequency= 47 kHz 
Output FFT Spectrum With liming Error Correction Circuit 
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Figure 5-6 Output FFT spectrum with TEC for Input frequency = 4 7 kHz 
49 
5.1.2 Sine wave with different input frequencies, above Nyquist rate 
To demonstrate the capability of correcting timing errors for an AID converter with 
sub-sampling operations, an input signal at 1.2 times of the Nyquist frequency is used. Figure 
5.7 and Figure 5.8 show the output spectra for an AID converter without and with timing 
error correction, respectively. After a few hundred of iterations by settingµ equal to -0.2/K2, 
a SFDR requirement of 95dB is met as shown in Figure 5.7 and Figure 5.8. 
5.1.3 Random Input with Zero Mean 
The proposed technique also works for any kind of input with zero mean. To 
demonstrate this, the simulations were done for random signals with zero mean. Because of 
the random nature of the input signal, the number of samples per update cycle should be 
sufficiently large. The adaptation is slower with such input signals, but still significant 
reduction in timing error mismatches was observed. The delay mismatches were reduced 
from an amount of - 10-7 to - 10-13 . 
5.1.4 Linear combination of two sine waves with different frequencies 
In practice, the input signals might be a superposition of two or more sinusoidal 
signals. Here, the results for the case of combination of two sine waves of frequencies 
lOOkHz and 120 kHz is shown. The corresponding output spectra are shown in Figure 5.9 
and Figure 5.10. In Figure 5.9, a SFDR of 24 dB is observed for the AID converter without 
timing error correction. After the TEC circuits converged to have timing errors within the 
SFDR requirement (-100 dB in this case), the spurs are greatly reduced as shown in Figure 




5.1.5 Non linear delay modeling 
For simplicity in all the above simulations the delay stage was assumed to be linear 
model. In practical circuits the delay stage will be a non-linear function. Hence this situation 
was also simulated by a nonlinear-modeled delay stage. The corresponding output spectrum 
is shown in Figure 5.11. After the TEC circuits converged to have timing errors within the 
SFDR requirement, the SFDR was observed to be 94 dB. 
The linear model of delay stage is given by Di = toi + K · Ci where as the non-linear 
model of delay stage is given by Di = toi + K1 ·Ci+ K 2 • Ci2 • This non-linearity is such that 
AID converter becomes insensitive to odd harmonics. 
Output FFT Spectrum with Timing Error Correction Circuit 
o~-~--~-~--~~-~-~--~--~-~-~ 
Fin= 231 kHz 
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Figure 5-11 Output FFT spectrum for Non-linear Delay Model 
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Figure 5-12 Graphs of Delay learning curves 
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Each individual channel has a deterministic clock skew error because of the device 
mismatches etc. These mismatches in parallel AID Converter decrease the SFDR 
performance. Here Ch-0 is used as a reference channel and hence all the clock skew errors of 
remaining channels were converged to the clock skew error of Ch-0. The update size µ is 
selected to have a critically damped learning curve. Figure 5.12 shows the graphs of the 
delays in each channel ( except Ch-0) converging to the delay of Ch-0. All the above 
simulation cases showed similar learning curves for convergence of the channel skew errors. 
5.1.6 Addition of Sine wave instead of Ramp wave 
In this simulation, a Sine wave was used instead of the Ramp wave for the 
measurement of clock skew. The amplitude of this sine wave was chosen appropriately. Its 
frequency was selected same as the overall sampling frequency of the time-interleaved AID 
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converter (Fs). The contribution of sine wave in the output value goes to zero as the timing 
error is minimized. Similarly a triangular wave can also be used in place of the ramp wave. 
The corresponding output spectra are shown in Figure 5.13 and Figure 5.14. In Figure 5.13, a 
SFDR of 28 dB is observed for the AID converter without timing error correction. After the 
TEC circuits converged to have timing errors within the SFDR requirement (-97dB in this 
case), the spurs are greatly reduced as shown in Figure 5.14. 
5.1.7 Sign-Sign LMS algorithm simulation 
In this simulation, a Sign-Sign LMS algorithm [ 11] is used. Depending on the sign of 
error and data term in the Update formula (Equation 3.11), a small step size is added or 
subtracted for individual iteration and thus the mean squared error is minimized. In [19], it is 
shown that Sign-Sign LMS algorithm experiences finite minimum mean squared error and 
also it is the simplest algorithm as regards to hardware implementation. Figure 5.15 shows 
the hardware implementation using a charge pump. If sign of error and data term is positive, 
Up switch is closed and the capacitor is charged with current I. In other case, if sign of error 
and data term is negative, Down switch is closed and the capacitor is discharged with current 
I. The capacitor voltage output is used to control the Delay Stage. Figure 5.16 shows the 
graphs of Delay learning curve, when Sign-Sign algorithm is used. The delay of channels Ch-
1, Ch-2 and Ch-3 is updated so as to become equal to the delay of the reference channel Ch-
o. The corresponding output spectra are shown in Figure 5.17 and Figure 5.18. In Figure 
5.15, a SFDR of 24 dB is observed for the AID converter without timing error correction for 
the input frequency of 120 kHz. Figure 5.18 shows the output spectrum after the TEC circuit 
is converged. In this figure all the spurs reduces with SFDR of 99 dB, since the delays of 








Figure 5-15 Implementation of Sign-Sign LMS algorithm 
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Output FFT Spectrum with Timing Error Correction Circuit 
I Fin= 120 kHz 
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Figure 5-17 Output FFT spectrum without TEC for Input Frequency= 120 kHz with Sign-
Sign LMS Algorithm 
Output FFT Spectrum with Timing Error Correction Circuit 
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Figure 5-18 Output FFT spectrum with TEC for Input Frequency= 120 kHz with Sign-Sign 
LMS Algorithm 
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5.1.8 Offset and Gain Error mismatches simulation 
In reality, each channel's AID Converter will have its own Offset, Gain and Timing 
errors. Hence in Time-Interleaved AID converter, the offset, gain and timing mismatches are 
visible. These simulations were done to see the effects when timing error mismatches were 
corrected. In Figure 5 .19, the simulation is done for offset error mismatches along with 
timing error mismatches. Offset error mismatch tones were observed at integer multiples of 
sampling frequency. At the same time, the timing error mismatch tones were reduced with 
the help of Timing Error Correction circuit. 
Figure 5 .20 shows the simulation by introducing Offset, Gain and Timing error 
mismatches. Offset error mismatch tones were observed at integral multiples of sampling 
frequency. Gain and Timing Error mismatches tones were centered around integer multiples 
of sampling frequency. By using Timing Error Correction circuit, both Gain and Timing 
error tones were reduced, thus improving the SFDR. 
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Figure 5-19 Output FFf spectrum with TEC for Input Frequency = 64 kHz along with 
Offset Error and Timing Error Mismatches 
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Figure 5-20 Output FFf spectrum with TEC for Input Frequency = 64 kHz along with 
Offset Error, Gain Error and Timing Error Mismatches 
5.2 Conclusion 
This chapter showed various simulation cases for correcting the clock skew errors for 
different input signals. In general there was an improvement of 50-85 dB of SFDR was 
observed. Nevertheless, the most significant advantage for the proposed technique is that 
improvement on SFDR was also obtained for sub-sampling operations. The Summary and 




A new adaptive technique for reducing timing errors in time-interleaved AID 
converter is introduced. The method generates control voltages based on clock skew 
measurements of individual channels. The control voltages are then used for controlling the 
delay stages to correct timing errors. The proposed technique was simulated based on 4-
channel, 14-bit time-interleaved AID converter. Simulations show that the clock skew errors 
can be corrected and the SFDR can be improved significantly. This improvement can be 
achieved using a relatively low increase in the hardware cost. 
All the MATLAB simulations show improvement m the performance of Time-
interleaved AID Converter. In practice the improvement will get limited by, circuit designs 
and hardware implementation. The proposed adaptive technique does not require a high 
speed ( often difficult to design) front-end sample-and-hold circuit for the AID Converter. In 
this work, among the many possible algorithms, the least-mean-square (LMS) algorithm is 
used due to its implementation simplicity. For even greater implementation simplicity, we 
can use Sign-Sign LMS algorithm. The performance of AID Converter is good using such 
Sign-Sign LMS algorithm also, but one has to be careful in designing the constants. This 
Sign-Sign LMS algorithm can diverge due to misalignment of these gradient signals. When 
compared to other techniques, the major advantage of the proposed technique is that it can 
also apply to AID converters that are required for sub-sampling operations, which are 
required in many communications. 
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6.2 Future Work 
The topic of this thesis was to validate the proposed adaptive technique. In future, the 
main focus could be the implementation of this technique on Silicon in the currently 
available CMOS technologies. Finally, this self-correcting Time-Interleaved AID Converter 
would be a good choice for High-Speed wireless applications. 
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